

Amendment to Claims

Claim 1 (Amended): An apparatus comprising:

AQ
a host processing system comprising a non-volatile memory and a random access memory; and

a peripheral device comprising a storage medium comprising machine-readable instructions stored thereon for:

providing one or more programs capable of being hosted on the host processing system; and

initiating an agent to reside on the host processing system, the agent comprising logic to launch the one or more programs on the host processing system in response to a predetermined event at the host processing system;

logic to modify an interrupt vector address to specify execution of machine-readable instructions at a location in the random access memory instead of at a location in the non-volatile memory; and

logic to initiate a reset procedure at the host processing system to commence execution of machine-readable instructions at the location in the random access memory in response to a predetermined event at the host processing system.

A2

Claim 2 (currently amended): The apparatus of claim 1, wherein the agent further comprises logic to load machine-readable instructions at the location in the random access memory for retrieving one or more programs from the storage medium of the peripheral device, the one or more programs comprise comprising an operating system and the agent comprises logic to initiate a system reset procedure of the host processing system in response to the predetermined event.

Claim 3 (cancelled).

Claim 4 (original): The apparatus of claim 2, wherein the one or more programs comprises a utility program and the agent further comprises logic to launch the utility program following a launch of the operating system in response to detection of the predetermined event.

Claim 5 (original): The apparatus of claim 1, wherein the predetermined event comprises an event at a user interface of the host processing system.

Claim 6 (original): The apparatus of claim 1, wherein the apparatus further comprises a data bus coupled between the host processing system and the peripheral device, and wherein the peripheral device further comprises logic for transmitting machine-readable instructions to the host processing system for creating the agent in response to a procedure to enumerate the peripheral device on the bus.

Claim 7 (currently amended): A method comprising:

loading machine-readable instructions to a location in a random access memory of a host processing system, the host processing system comprising a non-volatile memory, the machine-readable instructions comprising machine-readable instructions to retrieve one or more programs from a peripheral device;

modifying an interrupt vector address to specify execution of machine-readable instructions at the location in the random access memory instead of at a location in the non-volatile memory;

initiating a reset procedure at the host processing system to commence execution of machine-readable instructions in the location at the random access memory in response to a predetermined event at the host processing system

~~initiating a transmission of machine readable instructions from a peripheral device to a host processing system in response to a detection of a predetermined event at the host processing system;~~

~~executing at least some of the transmitted machine readable instructions on the host processing system to launch one or more programs.~~

Claim 8 (currently amended): The method of claim 7, wherein the one or more programs comprise an operating system and the method further comprises ~~initiating a system reset procedure of the host processing system in response to the predetermined event to launch launching~~ the operating system to the host processing system.

Claim 9 (cancelled).

A2

Claim 10 (currently amended): The method of claim 8, wherein the one or more programs comprises a utility program and the method further comprises launching the utility program following a launch of the operating system in response to detection of the predetermined event.

Claim 11 (original): The method of claim 7, wherein the predetermined event comprises an event at a user interface of the host processing system.

Claim 12 (currently amended): The method of claim 7, wherein the method further comprises transmitting the machine-readable instructions for modifying the interrupt vector address from the peripheral device to the host processing system through a data bus coupled between the host processing system and the peripheral device contemporaneously with a procedure to enumerate the peripheral device on the data bus.

Claim 13 (currently amended): An article comprising:
a storage medium comprising machine-readable instructions stored thereon for:
loading machine-readable instructions to a location in a random access memory of a host processing system, the host processing system comprising a non-volatile memory, the machine-readable instructions comprising machine-readable instructions to retrieve one or more programs from a peripheral device;

modifying an interrupt vector address to specify execution of machine-readable instructions at the location in the random access memory instead of at a location in the non-volatile memory; and

initiating a reset procedure at the host processing system to commence execution of machine-readable instructions in the location in the random access memory in response to a predetermined event at the host processing system

~~transmitting machine-readable instructions to a host processing system through a data bus, the machine-readable instructions comprising instructions to initiate hosting of an agent on the host processing system, the agent comprising logic to detect one or more predetermined events at the host processing system; and~~

~~transmitting machine-readable instructions for launching one or more programs on the host processing system in response to a signal from the agent in response to detection of one of the predetermined events.~~

Claim 14 (cancelled).

Claim 15 (currently amended): The article of claim 13, wherein the one or more programs comprise an operating system and the agent comprises logic to initiate a system reset procedure of the host processing system in response to the detection of the predetermined event to launch the operating system to the host processing system.

Claim 16 (cancelled).

A2
Claim 17 (currently amended): The article of claim 15, wherein the one or more programs comprise a utility program and the ~~agent further comprises logic storage medium further comprises machine-readable instructions stored thereon~~ to launch the utility program following a launch of the operating system in response to detection of the predetermined event.

Claim 18 (original): The article of claim 13, wherein the predetermined event comprises an event at a user interface of the host processing system.

Claim 19 (currently amended): A peripheral device comprising: logic to transmit machine-readable instructions to a host processing system through a data bus, the machine readable instructions comprising instructions for hosting of an agent on the host processing system, the agent comprising:

logic to modify an interrupt vector address to specify execution of machine-readable instructions at a location in a random access memory of the host processing system instead of at a location in a non-volatile memory of the host processing system; and

logic to initiate a reset procedure at the host processing system to commence execution of machine-readable instructions in the location in the random access memory in response to a predetermined event at the host processing system

~~detect one or more predetermined events at the host processing system; and~~

~~logic to transmit machine-readable instructions for launching one or more programs on the host processing system in response to a signal from the agent generated in response to detection of one of the predetermined events.~~

A2

Claim 20 (original): The peripheral device of claim 19, the peripheral device further comprising:

an interface to a data bus for transmitting data to the data bus; and
logic to transmit the machine-readable instructions for hosting the agent to the host processing system contemporaneously with a procedure for enumerating the peripheral device on the data bus.

Claim 21 (currently amended): The peripheral device of claim 19, wherein the agent further comprises:

logic to load machine-readable instructions from the peripheral device to the location in the random access memory for one or more programs comprise an operating system; and the agent comprises

logic to initiate a system reset procedure of the host processing system to launch the operating system to the host processing system in response to detection of the predetermined event.

Claim 22 (cancelled).

PATENT APPLICATION

042390.P10213

A2
Claim 23 (original): The peripheral device of claim 21, wherein the one or more programs comprise a utility program and the agent further comprises logic to launch the utility program following a launch of the operating system in response to detection of the predetermined event.

Claim 24 (original): The peripheral device of claim 19, wherein the predetermined event comprises an event at a user interface of the host processing system.

Claim 25 (currently amended): An apparatus comprising:

~~means for initiating a transmission of machine-readable instructions from a peripheral device to a host processing system in response to a detection of a predetermined event at the host processing system;~~

~~means for executing at least some of the transmitted machine-readable instructions on the host processing system to launch one or more programs~~

means for loading machine-readable instructions to a location in a random access memory of a host processing system, the host processing system comprising a non-volatile memory, the machine-readable instructions comprising machine-readable instructions to retrieve one or more programs from a peripheral device;

means for modifying an interrupt vector address to specify execution of machine-readable instructions at the location in the random access memory instead of at a location in the non-volatile memory; and

means for initiating a reset procedure at the host processing system to commence execution of machine-readable instructions in the location in the random access memory in response to a predetermined event at the host processing system.

Claim 26 (currently amended): The apparatus of claim 25, wherein the one or more programs comprise an operating system and the apparatus further comprises ~~means for initiating a system reset procedure of the host processing system in response to the predetermined event to launch the operating system to the host processing system.~~

Claim 27 (cancelled).

A2 Claim 28 (original): The apparatus of claim 26, wherein the one or more programs comprises a utility program and the apparatus further comprises means for launching the utility program following a launch of the operating system in response to detection of the predetermined event.

Claim 29 (original): The apparatus of claim 25, wherein the predetermined event comprises an event at a user interface of the host processing system.

Claim 30 (currently amended): The apparatus of claim 25, the apparatus further comprising means for transmitting the machine-readable instructions for modifying the interrupt vector address to specify execution of machine-readable instructions at the location in the random access memory instead of at a location in the non-volatile memory from the peripheral device to the host processing system through a data bus coupled between the host processing system and the peripheral device contemporaneously with a procedure to enumerate the peripheral device on the data bus.

Claim 31 (new): The apparatus of claim 1, wherein the non-volatile memory comprises a master boot record at the location in the non-volatile memory.

PATENT APPLICATION

042390.P10213

A2

Claim 32 (new): The apparatus of claim 31, wherein the location in the non-volatile memory corresponds with a cylinder-head-sector of the non-volatile memory.

Claim 33 (new): The method of claim 7, wherein the non-volatile memory comprises a master boot record at the location in the non-volatile memory.

Claim 34 (new): The apparatus of claim 33, wherein the location in the non-volatile memory corresponds with a cylinder-head-sector of the non-volatile memory.

Claim 35 (new): The article of claim 13, wherein the non-volatile memory comprises a master boot record at the location in the non-volatile memory.

Claim 36 (new): The article of claim 35, wherein the location in the non-volatile memory corresponds with a cylinder-head-sector of the non-volatile memory.

Claim 37 (new): The peripheral device of claim 19, wherein the non-volatile memory comprises a master boot record at the location in the non-volatile memory.

Claim 38 (new): The apparatus of claim 37, wherein the location in the non-volatile memory corresponds with a cylinder-head-sector of the non-volatile memory.

Claim 39 (new): The apparatus of claim 25, wherein the non-volatile memory comprises a master boot record at the location in the non-volatile memory.

PATENT APPLICATION

042390.P10213

42
Jenel

Claim 40 (new): The apparatus of claim 39, wherein the location in the non-volatile memory corresponds with a cylinder-head-sector of the non-volatile memory.
